

## **General Description**

The MAX5306/MAX5307 are 12-bit, eight channel, lowpower, voltage-output, digital-to-analog converters (DACs) in a space-saving 16-pin TSSOP package. The wide +2.7V to +5.5V supply voltage range and less than 215µA (max) supply current per DAC are excellent for low-power and low-voltage applications. The low 2nV/s glitch energy of the MAX5306/MAX5307 makes them ideal for digital control of fast-response, closedloop systems.

The MAX5306 has a digital output (DOUT) that can be used for daisy-chaining multiple devices. The MAX5307 has a hardware reset input (CLR) which clears all registers and DACs to zero. The MAX5306/MAX5307 have a software shutdown feature that reduces the supply current to 1µA. The MAX5306/MAX5307 feature a load DAC (LDAC) function that updates the output of all eight DACs simultaneously.

The 3-wire SPI™, QSPI™, MICROWIRE™ and DSPcompatible serial interface allows the input and DAC registers to be updated independently or simultaneously with a single software command. These devices use a double-buffered design to minimize the digital-noise feedthrough from the digital inputs to the outputs.

The MAX5306/MAX5307 operating temperature range is from -40°C to +85°C.

## **Applications**

Gain and Offset Adjustment Power Amplifier Control Process Control I/O Boards Portable Instrumentation Equipment Control of Optical Components


## **Features**

- ♦ Eight Highly Integrated 12-Bit DACs in 16-Pin TSSOP (6.4mm x 5mm) Package
- ♦ Ultra-Low Glitch Energy < 2nV/s
- **♦ Low Total Supply Current:** 1.7mA (max) with  $V_{REF} = V_{DD} = +5.5V$
- ♦ +2.7V to +5.5V Wide Single-Supply Range
- ♦ Fast 5µs Settling Time
- ♦ Software-Selectable Shutdown Mode < 1µA
- ♦ 15MHz 3-Wire SPI, QSPI, and MICROWIRE-Compatible Serial Interface
- ♦ Power-Up Reset to Zero Scale

## **Ordering Information**

PART	TEMP. RANGE	PIN-PACKAGE
MAX5306EUE	-40°C to +85°C	16 TSSOP
MAX5307EUE	-40°C to +85°C	16 TSSOP

## Pin Configuration



SPI and QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor, Corp.

#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD</sub> to GND0.3V to +6V	Maximum Current Into Any Pin±50mA
All Other Pins to GND0.3V to (V <sub>DD</sub> + 0.3V)	Operating Temperature Range40°C to +85°C
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	Junction Temperature+150°C
16-Pin TSSOP (derate 9.4mW/°C above +70°C)775mW	Storage Temperature Range65°C to +150°C
	Lead Temperature (soldering, 10s)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD}=+2.7V\ to\ +5.5V,\ GND=0,\ V_{REF}=V_{DD},\ C_L=200pF,\ R_L=2k\Omega,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$  Typical values are at  $V_{DD}=+5V,\ T_A=+25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
STATIC ACCURACY (Notes 1, 2)	u.		<b>.</b>		<u>'</u>		
Resolution	N		12			Bits	
Integral Nonlinearity	INL			±1	±4	LSB	
Differential Nonlinearity	DNL	Guaranteed monotonic			±1.0	LSB	
Offset Error (Note 3)	VoE			±10	±60	mV	
Offset Error Temperature Coefficient				±10		μV/°C	
Gain Error (Note 3)	VGE			±0.1	±1	% of FS	
Gain Error Temperature Coefficient				±5		ppm/°C	
REFERENCE INPUT							
Reference Input Voltage Range (Note 4)	V <sub>REF</sub>		0.8		$V_{DD}$	V	
Reference Input Impedance	R <sub>REFIN</sub>		135	200	265	kΩ	
Reference Current	I <sub>REFPD</sub>	In power-down mode		1	10	μΑ	
DAC OUTPUTS							
Output Voltage Range		With no load	0.020		V <sub>DD</sub> - 0.020	V	
DC Output Impedance				0.5		Ω	
Capacitive Load	CL			500		pF	
Resistive Load	RL			2		kΩ	
Short-Circuit Current		$V_{DD} = +5V$		33		m Λ	
Short-Gircuit Current		$V_{DD} = +2.7V$		20		mA	
Wake-Up Time		From shutdown mode		24		μs	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=+2.7V\ to\ +5.5V,\ GND=0,\ V_{REF}=V_{DD},\ C_L=200pF,\ R_L=2k\Omega,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$  Typical values are at  $V_{DD}=+5V,\ T_A=+25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS (SCLK, DIN, CS, LDAC	CLR-MAX530	<del>.</del> 7)	•			
	.,	V <sub>DD</sub> = +5V ±10%	2.4			V
Input High Voltage	VIH	V <sub>DD</sub> = +3V ±10%	2.1			\ \ \
Innert I am Vallage		V <sub>DD</sub> = +5V ±10%			0.8	
Input Low Voltage	V <sub>IL</sub>	V <sub>DD</sub> = +3V ±10%			0.6	V
Input Leakage Current	I <sub>IN</sub>	All digital inputs 0 or V <sub>DD</sub>		±0.1	±10	μΑ
Input Capacitance	CIN			10		pF
DIGITAL OUTPUT (MAX5306)						
Output Low Voltage	V <sub>OL</sub>	ISINK = 1mA			0.5	V
Output High Voltage	VoH	ISOURCE = 1mA	V <sub>DD</sub> - 0.5			V
DYNAMIC PERFORMANCE						
Voltage-Output Slew Rate	SR	Positive and negative		1		V/µs
Voltage-Output Settling Time	ts	400hex to C00hex		5		μs
Digital Feedthrough		Code 0, all digital inputs from 0V to V <sub>DD</sub>		0.5		nV/s
DAC Glitch Impulse		Major carry transition		2		nV/s
DAC Output Noise				600		µV <sub>р-р</sub>
DAC to DAC Crosstalk				0.5		nV/s
POWER REQUIREMENTS						
Supply Voltage Range	V <sub>DD</sub>		2.7		5.5	V
		All digital inputs at 0 or $V_{DD}$ , $V_{DD} = V_{REF} = +5.5V$		1.5	1.7	
Supply Current with No Load (Note 5)	I <sub>DD</sub>	All digital inputs at 0 or $V_{DD}$ , $V_{DD} = +5.5V$ , $V_{REF} = +1.2V$	1.1		1.3	mA
		All digital inputs at 0 or $V_{DD}$ , $V_{DD} = V_{REF} = +3V$	1.3			
		Shutdown mode		1	10	μΑ

## **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD}=+2.7V\ to\ +5.5V,\ GND=0,\ V_{REF}=V_{DD},\ C_L=200pF,\ R_L=2k\Omega,\ T_A=T_{MIN}\ to\ T_{MAX},\ unless\ otherwise\ noted.$  Typical values are at  $V_{DD}=+5V,\ T_A=+25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TIMING CHARACTERISTICS	1		1.			
Serial Clock Frequency	fsclk		0		15	MHz
SCLK Pulse Width High	tсн		33			ns
SCLK Pulse Width Low	tCL		33			ns
CS Fall to SCLK Fall Setup Time	tcss		16			ns
SCLK Fall to CS Rise Setup Time	tcsh		20			ns
LDAC Pulse Width Low	tLDACPWL		20			ns
CLR Pulse Width Low	tCLRPWL	MAX5307 only	20			ns
DIN to SCLK Fall Setup Time	t <sub>DS</sub>		16			ns
DIN to SCLK Fall Hold Time	tDH		10			ns
CS Pulse Width High	tcspwh		20			ns
SCLK Rise to DOUT Fall	tsdl	Load capacitance = 20pF	İ		50	ns
SCLK Rise to DOUT Rise	tsdh	Load capacitance = 20pF			50	ns

Note 1: Static accuracy tested without load.

Note 2: Linearity is tested within codes 73hex to F8Dhex.


Note 3: Gain and offset tested within codes 73hex to F8Dhex.


**Note 4:** Static accuracy specifications valid for V<sub>REF</sub> = 1.2V to V<sub>DD</sub>.


Note 5: Current scales linearly between these two extremes of V<sub>REF</sub>.


## **Typical Operating Characteristics**


 $(V_{DD} = +5V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 



























## \_Typical Operating Characteristics (continued)


 $(V_{DD} = +5V, T_A = +25^{\circ}C, \text{ unless otherwise noted.})$ 
















 $V_{REF}=+2.5V,\,R_L=2k\Omega,\,C_L=200pF$ 




 $\frac{V_{REF}=+2.5\text{V},\ R_L=2k\Omega,\ C_L=200\text{pF}}{\text{CS}=+5\text{V},\ \text{DIN}=0}$  DAC CODE SET to 800HEX

#### **NEGATIVE FULL-SCALE SETTLING TIME**



#### **POSITIVE FULL-SCALE SETTLING TIME**



## **Pin Description**

PIN	NAME	FUNCTION
1	SCLK	Serial Clock Input. Serial data is loaded on the falling edge of SCLK.
2	DIN	Serial Data Input
3	LDAC	Load DAC. LDAC is an asynchronous active-low input that updates the DAC outputs simultaneously. If LDAC is driven low, the DAC registers are transparent.
4	REF	Reference Voltage Input
5–12	OUT_	Analog Output Signal
13	GND	Ground
14	$V_{DD}$	Power Supply. Bypass V <sub>DD</sub> to GND with a 0.1µF capacitor.
	DOUT	Data Output (MAX5306). DOUT is updated on the falling edge of SCLK.
15	CLR	Asynchronous Clear DAC (MAX5307). Active-low input to clear all DACs and registers. Resets all outputs to zero.
16	CS	Chip-Select Input (active-low)

## **Detailed Description**

The MAX5306/MAX5307 are 12-bit, eight-channel, low-power, voltage-output digital-to-analog converters (DACs) that are easily addressed using a simple 3-wire serial interface. These devices feature eight double-buffered DACs using a common 16-bit serial to parallel shift register, a power-on reset (POR) circuit and eight output buffer amplifiers.

Figure 1 shows the block diagram of MAX5306/MAX5307. The shift register converts a serial 16-bit word to parallel data for each input register operating with a clock rate of up to 15MHz. The 3-wire digital interface to the shift register consist of chip-select (CS), serial clock (SCLK), and data input (DIN). Serial data at DIN is loaded on the falling edge of SCLK.

The eight double-buffered DACs consist of input and DAC registers. The input registers are directly connected to the shift register and hold the result of the most recent write operation. The eight 12-bit DAC registers hold the current output code for the respective DAC. Data can be transferred from the input registers to the DAC registers by either the hardware interface (LDAC) or by software command. The output of DACs are buffered through eight Rail-to-Rail® op amps.

The MAX5306 has a digital output (DOUT) which can be used to daisy chain multiple devices on a single serial bus. The MAX5307 contains a hardware shutdown (CLR) to clear all internal registers and power-down all DACs.

The MAX5306/MAX5307 require an external reference such as the MAX6161 family. The reference voltage range is from 0.8V to VDD.

POR circuitry gives the DACs a defined state during startup. At power-on, the DAC outputs reset to zero through a  $100k\Omega$  resistor, providing additional safety for applications that drive valves or other transducers that need to be off at power-up.

The MAX5306/MAX5307 feature low digital feedthrough and minimize glitch energy on MSB transitions. The 3-wire SPI, QSPI, MICROWIRE and DSP-compatible serial interface saves additional circuit board space .

# Serial Interface \_\_Configuration

The MAX5306/MAX5307 3-wire serial interface are compatible with MICROWIRE, SPI, QSPI, and DSPs (Figure 2 and Figure 3). The chip-select input  $\overline{(CS)}$  frames the serial data loading at DIN. Following  $\overline{CS}$ 's high-to-low transition, the data is shifted synchronously and latched into the input register on each falling edge of the serial clock input (SCLK). Each serial word is 16 bits, the first four bits are the control word followed by 12 data bits (MSB first) as shown in Table 1. The 12-bit DAC code is unipolar binary with 1LSB =  $V_{REF}/4096$ .

The serial input register transfers its contents to the input registers after loading 16 bits of data and driving  $\overline{\text{CS}}$  high.  $\overline{\text{CS}}$  must be brought high for a minimum of 20ns before the next write sequence since a write

Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

**Table 1. Serial Interface Configuration** 

	16-BIT SERIAL WORD																		
-	NTR	OL E	BITS		DATA BITS										DESC.	FUNCTION			
MS								I	I	I		I	I		LSB				
<b>C3</b>	<b>C2</b>	<b>C1</b>	<b>C0</b>	<b>D11</b>	<b>D10</b>	<b>D09</b>	<b>D08</b>	<b>D07</b>	<b>D06</b>	<b>D05</b>	<b>D04</b>	<b>D03</b>	<b>D02</b>	<b>D01</b>	<b>D00</b>	NOP	No Operation		
0	0	0	1	X	Х	X	Х	X	X	X	X	X	X	X	X	RESET	RESET All Internal Registers. Power-down DACs, outputs pulled down with 100kΩ. Equivalent to software CLR.		
0	0	1	0													DAC 1	D11-D0 to Input Register 1, DAC Output Unchanged		
0	0	1	1													DAC 2	D11-D0 to Input Register 2, DAC Output Unchanged		
0	1	0	0													DAC 3	D11-D0 to Input Register 3, DAC Output Unchanged		
0	1	0	1													DAC 4	D11-D0 to Input Register 4, DAC Output Unchanged		
0	1	1	0													DAC 5	D11-D0 to Input Register 5, DAC Output Unchanged		
0	1	1	1													DAC 6	D11-D0 to Input Register 6, DAC Output Unchanged		
1	0	0	0													DAC 7	D11-D0 to Input Register 7, DAC Output Unchanged		
1	0	0	1													DAC 8	D11-D0 to Input Register 8, DAC Output Unchanged		
1	0	1	0													DAC 1-4	D11-D0 to Input Registers 1-4 and DAC Registers 1-4, DAC Outputs Updated (Write-Thru).		
1	0	1	1													DAC 5-8	D11-D0 to Input Registers and DAC Registers, DAC Outputs Updated (Write-Thru).		
1	1	0	0													DAC 1-8	D11-D0 to Input Registers and DAC Registers, DAC Outputs Updated (Write-Thru).		
1	1	0	1													DAC 1-8	D11-D0 to Input Registers, DAC Outputs Unchanged		
1	1	1	0	DAC 8	DAC 7	DAC 6	DAC 5	DAC 4	DAC 3	DAC 2	DAC 1	X	X	X	X	DAC 1-8	Input Registers to DAC Registers Indicated by Ones, DAC Outputs Updated, Equivalent to Software LDAC (No effect on DACs indicated by 0's.)		

X = Don't Care




Figure 1. Functional Block Diagram

sequence is initiated on a falling edge of  $\overline{\text{CS}}$ . If  $\overline{\text{CS}}$  goes high prior to completing 16 cycles of SCLK, the input data is discarded. To initiate a new data transfer, drive  $\overline{\text{CS}}$  low again. The serial clock (SCLK) can be either high or low between  $\overline{\text{CS}}$  write pulses. Figure 4 shows the timing diagram for the complete 3-wire serial interface transmission.

The MAX5306/MAX5307 digital inputs are double-buffered. Depending on the command issued through

the serial interface, the input register(s) can be loaded without affecting the DAC register(s), the DAC register(s) can be loaded directly, or all eight registers can be updated simultaneously from the input registers.

#### **Shutdown Modes**

The MAX5306/MAX5307 include three software-controlled shutdown modes that reduce the supply current to less than  $1\mu A$ . In two of the three shutdown modes (shutdown 2 and 3) the outputs are independently con-

Table 2. Serial Interface Power-up and Power-down Commands

СО	NTR	OL B	BITS DATA BITS														
СЗ	C2	C1	C0	DAC 8	DAC 7	DAC 6	DAC 5	DAC 4	DAC 3	DAC 2	DAC 1	D03	D02	D01	D00	DESC.	FUNCTION
1	1	1	1									1	1	X	Х	Power- Up	Power-Up individual DAC buffers indicated by data in DAC1 through DAC8. A one indicates the DAC output is active. A zero does not affect the DACs present state.
1	1	1	1									0	1	X	X	Shut- down 1	Shutdown individual DAC buffers indicated by data in DAC1 through DAC8. A one indicates the DAC output is high-impedance. A zero does not affect the DACs present state.
1	1	1	1									1	0	X	X	Shut- down 2	Shutdown individual DAC buffers indicated by data in DAC1 through DAC8. A one indicates the DAC is shutdown and the output is connected to GND through a $1k\Omega$ resistor. A zero does not affect the DACs present state.
1	1	1	1									0	0	X	X	Shut- down 3	Shutdown individual DAC buffers indicated by data in DAC1 through DAC8. A one indicates the DAC is shutdown and the output is connected to GND through a $100 \mathrm{k}\Omega$ resistor. A zero does not affect the DACs present state.

X = Don't Care

nected to ground through a  $1k\Omega$  or  $100k\Omega$  (default) resistor for each DAC. The third shutdown (shutdown 1) command leaves the DACs outputs high impedance. Table 2 lists the three shutdown modes of operation as well as the power-up command.

#### Serial-Data Output (DOUT)

The DOUT (MAX5306) follows DIN with a 16 clock cycle delay. The DOUT is capable of driving 20pF load with a 50ns (max) delay from the falling edge of SCLK.

DOUT is primarily used for daisy-chaining multiple devices. Optionally, DOUT can be used to monitor the serial interface for valid communications by connecting DOUT to a microprocessor input.

NIXIN \_\_\_\_\_\_ 01




Figure 2. Connections for MICROWIRE

## Hardware Clear (CLR)

The MAX5307 has an active low  $\overline{\text{CLR}}$  input. Drive  $\overline{\text{CLR}}$  low to clear all internal registers, shutdown all DACs, and terminate all DAC outputs to GND through  $100\text{k}\Omega$  resistors.  $\overline{\text{CLR}}$  is asynchronous and can be applied at any time. If  $\overline{\text{CLR}}$  is toggled low during loading of a serial word, that word will terminate and must be reloaded.

#### Reference Input

The external reference input has a typical input impedance of  $200k\Omega$ . The input voltage range is from 800mV to  $V_{DD}$ .  $V_{DD}$  can be used as the reference for the MAX5306/MAX5307. The DAC outputs are then ratiometric to  $V_{DD}$ .

#### **Output Buffer**

The rail-to-rail buffer amplifier is stable with any combination of resistive loads greater than  $2k\Omega$  and capacitive loads less than 500pF. With a capacitive load of 200pF the output buffers have a slew rate of 1V/µs. For a 1/4 FS to 3/4 FS output transition, the amplifier output typically settles to 1/2 LSB in less than 10µs when loaded with  $2k\Omega$  in parallel with 200pF.

#### **Power-On Reset**

The MAX5306/MAX5307 have a POR circuit to set the DACs output to zero when  $V_{DD}$  is first applied. This ensures that unwanted DAC output voltages will not occur immediately following a system startup, such as after a loss of power. Upon initial power-up the POR circuit ensures that all DAC registers are cleared, the DACs are powered-down, and their outputs are terminated to GND through a  $100k\Omega$  resistor.




Figure 3. Connections for SPI/QSPI

## \_Application Information

#### **Daisy-Chaining Devices**

Any number of MAX5306 can be daisy-chained by connecting the DOUT pin of one device to the DIN pin of the following device in the chain (Figure 5). To write to the chain, drive  $\overline{CS}$  low until all n x 16 clock cycles (where n is the number of devices in the chain) and associated data have been applied to the first device. When  $\overline{CS}$  is driven high, each device in the chain acts on the 16 bits in its input register. To adjust a single device in the chain, a No-Operation (NOP) command must be loaded for all other devices.

Figure 6 shows an alternate method of connecting several MAX5306s or MAX5307s. In this configuration, the data bus is common to all devices; data is not shifted through a daisy chain. More I/O lines are required in this configuration because a dedicated chip-select input  $\overline{(CS)}$  is required for each IC.

#### **Unipolar Output**

The MAX5306/MAX5307 are normally configured for unipolar output. Table 3 lists the unipolar output voltages vs. digital codes.

#### **Bipolar Output**

The MAX5306/MAX5307 outputs can be configured for bipolar operation using Figure 7's circuit.

$$VOUT = VREF[(2D / 4096 - 1)]$$

where D is the decimal value of the DACs binary input code. Table 4 shows digital codes (offset binary) and corresponding output voltages for the Figure 7 circuit.

#### **Power-Supply Considerations**

On power-up, all input and DAC registers are cleared and DOUT is in low.

Bypass  $V_{DD}$  to GND with a 4.7 $\mu$ F capacitor in parallel with a 0.1 $\mu$ F capacitor. Use short lead lengths and place the bypass capacitors as close to the supply pins as possible.




Figure 4. Timing Diagram

## **Table 3. Unipolar Code Table**

DAC MSB	CONTEN	ITS LSB	ANALOG OUTPUT
1111	1111	1111	+V <sub>REF</sub> ( 4095 / 4096 )
1000	0000	0001	+V <sub>REF</sub> ( <u>2049</u> )
1000	0000	0000	$+V_{REF}\left(\frac{2048}{4096}\right) = \frac{+V_{REF}}{2}$
0111	1111	1111	+V <sub>REF</sub> ( 2047 / 4096 )
0000	0000	0001	$+V_{REF} \left( \frac{1}{4096} \right)$
0000	0000	0000	OV

Table 4. Bipolar Code Table

DAC MSB	CONTEN	ITS LSB	ANALOG OUTPUT
1111	1111	1111	+V <sub>REF</sub> ( <u>2047</u> )
1000	0000	0001	$+V_{REF} \left( \frac{1}{2048} \right)$
1000	0000	0000	OV
0111	1111	1111	$-V_{REF} \left( \frac{1}{2048} \right)$
0000	0000	0001	-V <sub>REF</sub> ( 2047 )
0000	0000	0000	$-V_{REF} \left( \frac{2048}{2048} \right) = -V_{REF}$




Figure 5. Daisy-Chaining MAX5306s




Figure 6. Multiple MAX5306s or MAX5307s Sharing a Common DIN Line





Figure 7. Bipolar Output Circuit


# \_Chip Information

TRANSISTOR COUNT: 19,000 PROCESS TECHNOLOGY: BICMOS

## Simplified Block Diagram



## Package Information



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

is a registered trademark of Maxim Integrated Products.